



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/891,837	06/26/2001	Jimmy Ba Luong	2001 P 10929 US (8055-24)	2665	
7:	590 03/04/2004		EXAMI	NER	
F. Chau & Associates, LLP			TU, CHRISTIN	TU, CHRISTINE TRINH LE	
Suite 501 1900 Hempstead Turnpike			ART UNIT	PAPER NUMBER	
East Meadow, NY 11554			2133		
			DATE MAILED: 03/04/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

a) 4		Application No.	Applicant(s)		
Office Action Summary		09/891,837			
		Examiner	LUONG, JIMMY BA		
	•		Art Unit		
	The MAILING DATE of this communication ap	Christine T. Tu	2133		
Period f	or Reply	•			
THE - Exte afte - If th - If No - Faild Any	HORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1. or SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply openiod for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statust reply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a ply within the statutory minimum of third will apply and will expire SIX (6) MON te. cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. 8 133)		
Status					
1)⊠	Responsive to communication(s) filed on 26.	June 2001.			
		is action is non-final.			
3)	/—		ters, prosecution as to the merits is		
	closed in accordance with the practice under				
Disposit	tion of Claims				
	Claim(s) 1-20 is/are pending in the application	n			
-,-	4a) Of the above claim(s) is/are withdra				
5)[Claim(s) is/are allowed.				
6)⊠	Claim(s) <u>1-20</u> is/are rejected.				
7)	Claim(s) is/are objected to.				
8)[Claim(s) are subject to restriction and/	or election requirement.			
Applicat	ion Papers				
9)[The specification is objected to by the Examin	er			
	The drawing(s) filed on 27 August 2001 is/are:		piected to by the Examiner.		
	Applicant may not request that any objection to the				
	Replacement drawing sheet(s) including the correct		, ,		
11)	The oath or declaration is objected to by the E				
Priority (under 35 U.S.C. § 119				
12)	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. 8	\$ 119(a)-(d) or (f)		
a)	☐ All b)☐ Some * c)☐ None of:	m processy amount of everyong	, 1.0(a) (a) 61 (1).		
	1. Certified copies of the priority documen	its have been received.			
	2. Certified copies of the priority documen		application No		
	3. Copies of the certified copies of the price	ority documents have been			
	application from the International Burea				
" \$	See the attached detailed Office action for a list	t of the certified copies not	received.		
Attachmen	nt(s) ce of References Cited (PTO-892)				
	e of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) s)/Mail Date		
3) 📙 Infon	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date) 5) 🔲 Notice of Ir	nformal Patent Application (PTO-152)		
	· ····································	6) L Other:	<u>_</u> ·		

Art Unit: 2133

Claim Rejections - 35 USC § 112

1. Claims 1-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1:

At line 6, the phrase "a test bed adapted to receive ... wafers" Cannot be understood. It is not clear how hardware (wafers) can be received.

Claim 11:

At line 8, the phrase "a test bed adapted to receive ... wafers" Cannot be understood. It is not clear how hardware (wafers) can be received.

Claim 12:

At line 1, it is not clear how claim 12 can be depend on itself (claim 12).

<u>Claim 14:</u>

At line 1, it is not clear how claim 14 can be depend on itself (claim 14).

<u>Claim 19:</u>

At line 2, the term "said <u>first</u> graphical object" lacks antecedent basis. It is not clear where the <u>first</u> graphical object comes from.

<u>Claim 20:</u>

At lines 2-3, the term "said <u>second</u> graphical object" lacks antecedent basis. It is not clear where the <u>second</u> graphical object comes from. Noted that claim 20 depends on claim 18.

Art Unit: 2133

Claims 2-10, 13, 15-18:

These claims are rejected because they depend on claims 1 and 11 and contain the same problems of indefiniteness.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Krishna et al. (6,000,048 and Krishna hereinafter).

Claims 1 & 2:

Krishna discloses the invention substantially as claimed. Krishna shows (figures 2 and 3) a video accelerator chip (52) includes a built-in self-test (BIST) function for the large display DRAM (32). The BIST program is stored in the SRAM (26). Then the SRAM 26 outputs the instructions to an instruction register (56). Later the logic/BIST section (54) including a microcontroller subsection receives program instructions from the instruction register (56) and executes thereof. The logic/BIST section (54) includes address registers (70 &72), a data register (74) and a testing register (92) for using in the built-in self-test. The test register (92) receives the testing status and results of the test. The test result could be expanded to indicate the number of errors or type of error detected in the DRAM (figures 2 & 3, column 4 line 33-column 6 line 37).

Art Unit: 2133

Krishna does not explicitly teach the header comprising location information for each memory cell. Krishna teaches that address registers (70 & 72) provides x-address and y-address of the DRAM (column 5 lines 33-48). It would have been obvious to having ordinary skill in the art at the time the invention was made to realize that the combination of Krishna's x-address and y-address can be named as a "header". One having ordinary skill in the art would be motivated to do so because naming the combination of an x- and an y- address (as taught by Krishna) does not affect nor change the address.

Claims 2-10:

Krishna does not explicitly teach a wafer display. Krishna, however, teach a analog display (31) receives video and cursor signals from a palette table (26) via a digital-to-analog converter (DAC) (30) for indicating the test results and such test results can be expanded to indicate the number of errors or type of error detected in the DRAM (figure 2, column 2 lines 35-56 and column 6 lines 16-37).

Claims 11-18:

These claims are similar to claims 1-8 except that a program storage device embodying a program of instructions for testing semiconductor memory. Krishna, nevertheless, teaches that both the host computer and the VLSI tester provides instructions for performing the built-in self-test and other testing (column 5 lines 66).

Art Unit: 2133

Claims 19-20:

Krishna does not explicitly teach the user mouse clicks. It would have been obvious to one skilled in the art to realize that Krishna's computer system (figure 2) would have included a mouse for a user to performing mouse clicks. One having ordinary skill in the art would be motivated to realize so because using mouse clicks to request for displays is well-known in the art.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christine T. Tu whose telephone number is (703)305-9689. The examiner can normally be reached on Mon-Thur. 8:30am-6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (703)305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christine T. Tu Primary Examiner Page 5

Art Unit 2133